Interesting discussion on Apple’s hardware page sizes. It touches on Apple Silicon L1 cache size and TLB and whether or not that enables performance or drives efficiency.
I included all the relevant screenshots so you don’t have to go to Twitter but here’s the link for those who’d rather read it there:
I included all the relevant screenshots so you don’t have to go to Twitter but here’s the link for those who’d rather read it there: